A strategy aimed at decreasing dielectric loss in coplanar waveguides (CPW) and qubits involves the creation of trenches in the underlying substrate within the gaps of the overlying metallization. Participation of contamination layers residing on surfaces and interfaces in these designs can be reduced due to the change in the effective dielectric properties between the groundplane and conductor metallization.
I. INTRODUCTION
oplanar waveguide (CPW) resonators have been an integral component of signal transmission for over half of a century, spanning a wide range of technologies from monolithic microwave integrated circuitry (MMIC) [1] to superconducting applications such as kinetic inductance detectors [2] , [3] and quantum computing [4] , [5] . Assessing various mechanisms of loss within microwave resonator designs is critical to ensuring high quality factors and increased efficiency in such devices. Dielectric loss is known to impact the quality factors of both CPW and qubit designs, where the electric fields emanating from metallization features penetrate the surrounding materials and interact with two level systems [6] , [7] . Such materials include the substrate as well as contamination layers (e.g., oxides) that exist or may form along key surfaces and interfaces. Methods to reduce this loss can involve improvements in the treatment of surface and interfaces * The author is with the IBM T.J. Watson Research Center, Yorktown Heights, NY 10598 USA (e-mail: conal@us.ibm.com).
[8]- [10] , as well as the incorporation of materials with fewer species of impurities known to be detrimental to resonator quality factors [7] , [11] , [12] . However, the intrinsic effect that drives surface participation: the electric field energy, can also be reduced by adjusting the design geometry [8] , [13] , [14] . For example, the creation of trenches within silicon substrates possessing overlying CPW metallization has been accomplished by etching recesses in the gaps between the centerline conductor and groundplanes. This technique has been demonstrated to reduce RF loss and leakage current in Sibased MMIC CPW's [15] in addition to increasing the quality factor in several examples associated with quantum computing [9] , [16] - [20] .
Previous treatments to calculate the effects of substrate trenching often involve finite-element-method (FEM) based models to simulate electric field energy along specific surfaces of resonator designs [17] , [19] - [21] . While FEM approaches are versatile with respect to the variety of geometries they can analyze, their use in predicting surface participation often requires power law approximations of the electric field distributions [21] that possess singularities at the metallization edges or the scaling of contamination layer thicknesses [20] from solutions at larger dimensions. For small trench depths, a logarithmic dependence of surface participation with substrate trench depth is predicted [14] due to the square root dependence of electric field intensity with distance from the edge of a metallization sheet [22] . However, in the limit of zero trench depth, the surface participation must converge to a finite value, as demonstrated through an analytical approximation based on the conformal mapping of untrenched coplanar designs [23] . In Sections II and III, we present analytical, closed-form solutions to calculate surface participation for CPW and coplanar capacitors, respectively, that provide a necessary link between untrenched substrate geometries and trenched designs, validated by FEM simulations at larger dimensions. This formalism provides a unique way of quantifying surface participation in shallow trenches, applicable to many resonator and qubit builds.
II. COPLANAR WAVEGUIDES

A. Model
We begin with a quasi-static treatment of the electric field distributions generated in an arbitrary, two-dimensional cross- Fig. 1 (a) Cross-sectional geometry of a coplanar waveguide (CPW) resonator possessing a trenched substrate between the centerline conductor ('C') and groundplane metallization ('G') and (b) transformed CPW geometry to that without a trench. In the inset to Fig. 1(a) , the solid region corresponds to a hypothetical contamination layer of constant thickness,  0 , which possesses a variable thickness,  i (x), along the substrate-to-metal (SM) and substrate-to-air (SA) interfaces in the transformed geometry ( Fig. 1(b) ). The blue regions correspond to SM interfaces and the green region represents the SA interface.
section through a CPW geometry. Fig. 1 (a) depicts a crosssectional schematic of this geometry in which the gap widths between the centerline conductor of width 2a and the groundplanes are equal to b -a in the complex w-plane (w =  + i ). Due to the intrinsic symmetry of the design about the line = 0 that bisects the centerline conductor, only half of the geometry is shown ( > 0) in detail. In the gap between the perfect electrical conductor metallization, the underlying substrate, with relative dielectric constant  sub , is trenched to a depth  = t. Within this geometry, contamination layers of constant thickness,  0 , and relative dielectric constant,  c , can be located on the substrate-to-metal (SM) interface, the substrate-to-air (SA) interface or the metal-to-air (MA) interface. Conformal mapping, where
maps the trenched geometry possessing right angles in the w plane to a half-space within the complex z plane (z = x + i y) using the Schwarz-Christoffel transformation. This flattening of the CPW design, as shown in Fig. 1(b) , results in an effective reduction in the centerline conductor width, defined as 2u' 1 , and an increase in the metallization gap, u' 2 -u' 1 . The values corresponding to the corner positions (u i and u' i ) in the transformed half-space are not known a priori and must be calculated through iteration by integrating (1) over a known trench depth and metallization gap b -a to converge to the correct values. An approximate formulation can also be generated for shallow trenches (t << a):
where u 1 and u 2 can be represented by
Note that the contamination layer thickness in the transformed design ( Fig. 1(b) ) significantly decreases near the edges of the transformed metallization (u' 1 , u' 2 ) and increases near the bottom corners of the trench (u 1 , u 2 ). In the region near u' 1 , we can approximate the conformal map:
and integrate over the path corresponding to the contamination layer thickness of the original design,  0 ( Fig. 1(a) ) to obtain (see Appendix B):
A similar approximation of the conformal mapping near u' 2 yields:
The contamination layer thickness along the SM interface can be represented by  1 (x) underneath the centerline conductor (0 ≤ |x| ≤ u' 1 ) and  2 (x) under the groundplane (|x| ≥ u' 2 ). For the SA interface, (5) holds as an approximation along the inner trench sidewall and (6) along the outer trench sidewall. The trench bottom can be separated into two regions, u 1 to (u 1 +u 2 )/2 and (u 1 +u 2 )/2 to u 2 , in which (5) and (6) are employed, respectively. For a CPW without substrate trenching, the surface participation along key interfaces can be approximated as [23] : 
where K(k) and K'(k) represent the complete elliptic integral of the first kind and its complement, respectively, the modulus k = a /b, and  c:SM ,  c:SA and  c:MA are the relative dielectric constants associated with contamination layers present at the SM, SA and MA interfaces, respectively. Equations (7) to (9) were derived by first integrating the electric field energy as a function of distance across the resonator structure at a finite depth, y, then integrating with respect to y from the top surface of the substrate (y = 0) to a depth corresponding to the contamination layer thickness,  0 . We can apply a similar methodology to the transformed geometry depicted in Fig. 1(b) , where the order of integration must be switched due to the variable contamination layer thickness,  i (x), as parametrized in (5) and (6). The resulting equations for estimating surface participation in trenched substrates take the form:
B. Results Fig. 2 contains the calculated SM surface participation of a 2 nm thick contamination layer for a CPW with a 10 m wide centerline conductor (a = 5 m) and gap of 6 m (b = 11 m) as a function of trench depth, t. The relative dielectric constant of the substrate is assumed to be 11.45 and that of all the contamination layers are 5.0. The squares represent the values calculated by (11) while the triangles illustrate those simulated by FEM using Ansys HFSS (Ansys, Canonsburg, PA). Both approaches capture the pivotal trend that increasing trench depth, t, reduces surface participation and they yield good agreement at large trench depths. Unfortunately, it becomes more difficult for FEM modeling to capture the effects of singularities in the electric field intensity near the corners of the metallization for trenches shallower than 0.2 m [23] . One can extrapolate these results by assuming a logarithmic dependence of surface participation with t [14] , as represented by the solid line in Fig. 2 , illustrating the difference between the analytical model and logarithmic fit at trench depths below 10 nm. However, surface participation must be finite in the limit of zero trench depth, where the analytical approach converges to the untrenched value (0.00196) as derived using (7) and (8). An analysis of SA surface participation for the same CPW design (10) reveals two regimes with respect to trench depth. As shown in the solid symbols of Fig. 3 , surface participation increases from the untrenched value (3.74 x 10 -4 ) for small values of t, followed by a decrease in a manner similar to SM surface participation. By isolating the contribution solely from the trench bottom (open symbols), we find that the ratio of SM participation to the contribution of the SA trench bottom (5.24) is independent of trench depth for intermediate values of t and equivalent to the ratio for untrenched designs,  2 SUB /( C:SM  C:SA ), predicted by (8) . The increase in SA participation corresponds to the introduction of trench sidewalls, whose contribution is illustrated by the solid line in Fig. 3 , that saturates at approximately 50 nm. Its influence is localized to a narrow region in trench depth, a crucial finding for quantifying dielectric loss in designs with extremely thin contamination layers (on the order of nanometers) and shallow substrate trenches. We can demonstrate the utility of this model by applying its results to measurements conducted on CPW resonators. Fig. 4 contains a comparison of experimental, reciprocal Q values [20] extracted from resonators on Si substrates with different geometries and trench depths of 150 nm as a function of calculated SA surface participation (10) for a hypothetical, 2 nm thick contamination layer with a relative dielectric constant of 5.0. If we assume that the SA interface represents a dominant loss mechanism in the CPW resonators [24] , [25] , then Q takes the form: 1/Q = 1/Q 0 + P SA tan( SA ), where tan( SA ) refers to the loss tangent of the SA contamination and Q 0 to loss effects independent of surface participation. Linear, least-squares fitting produces a loss tangent of 2.03 ± 0.34 x 10 -3 , and a 1/Q 0 of zero within the fitting error. This tan( SA ) is similar to that previously reported for contamination on silicon substrates [26] , resides between those determined for thermally grown SiO 2 (3 x 10 -4 ) and chemical vapor deposited amorphous SiO 2 (3x 10 -3 ) [11] , and below the upper bound of [21] . 
III. COPLANAR CAPACITORS
A. Model
The analytical approach presented in Section II can also be extended to coplanar capacitor designs, such as those incorporated in transmon qubits [14] . Fig. 5(a) illustrates a portion of such a structure, labelled 'C', where we assume a symmetric geometry exists about the  = 0 axis, and the groundplane is infinitely far away. The inset figure depicts a recessed substrate by a depth, t, from the capacitor metallization. Again, conformal mapping may be used to flatten this geometry to an untrenched half-space through the following transformation: (15) where iꞏt represents a constant placing the metallization surfaces at  = 0. One can readily recognize the similarity between (15) and the trenched CPW transformation (1) but now the contamination layer thickness in Fig. 5(b) exhibits maxima corresponding to the trench bottom corners (u i ) and minima at the metallization edges (u' i ). Therefore, an equivalent procedure in extracting surface participation values results in the following formulas:
where  a and  b are identical to those in (13) and (14). Fig. 6 contains a comparison of SA surface participation values for a trenched qubit design similar to that corresponding to Mod D in [14] (a = 10 m, b = 70 m) to FEM simulations. Again, the relative dielectric constant of the substrate is assumed to be 11.45 and the contamination layers are 5.0. The total SA surface participation (solid squares) follows the same trend as that observed in CPW designs, increasing from the untrenched value (9.6 x 10 -5 ) as t increases until approximately 50 nm where the contribution of the sidewalls (solid line) saturates. At larger trench depths, a logarithmic dependence is observed in both the trench bottom fraction (open squares) and the total SA surface participation, consistent with FEM modeling [14] .
B. Results
IV. CONCLUSION
Analytical modeling of surface participation in trenched, coplanar structures provides a critical link between values associated with untrenched CPW or qubit designs and the logarithmic dependence with respect to trench depth exhibited by FEM-based analyses. In particular, this approach provides accurate values of surface participation for designs with contamination layer thicknesses and trench depths that extend to the nanometer range, which is directly relevant to current technology. The results, which cannot be assessed using FEMbased modeling, reveal new insights as to effects due to the creation of trench sidewalls: a narrow range of trench depth values below which SA surface participation increases, followed by a regime in which contributions from the sidewalls saturate. For zero to intermediate trench depths, the ratio of SM surface participation to SA trench bottom surface participation is constant, dictated by the relative dielectric constants of the constituent materials.
A comparison to experimentally measured quality factors extracted from trenched CPW resonators yields an upper bound on loss tangents comparable to that associated with oxide contamination on silicon substrates. APPENDIX A: ANALYTICAL APPROXIMATION OF u' i AND u i The derivation of approximating the conformal transformation for cases of small trench depths follows the work of Gao for CPW designs with finite thickness metallization [27] . To produce an analytical approximation to the distance between u' 1 and u 1 , we simplify the starting conformal map for z in the neighborhood of u' 1 :
According to Fig. 1(b) , the integration of (19) from u' 1 to u 1 corresponds to traversing the inner sidewall in Fig. 1(a) from 0 to -i t:
so that u 1 ~ u' 1 + 2t/. Likewise, one can derive a similar approximation in the neighborhood of u' 2 to form u' 2 ~ u 2 + 2t/. This same procedure can be used to generate analytical approximations to the trench corner positions. Let us consider the region near the upper, left trench corner (x ~ u' 1 ). The conformal mapping dictated by (19) can be simplified to form:
where u' 1 ~ u 1 -d and u' 2 ~ u 2 + d. The binominal theorem can be applied:
Traveling in the z plane from 0 to u' 1 corresponds to the horizontal distance a in the complex w plane:
Integrating the first term on the right-hand side of (23):
Approximating the remainder of the right-hand side of (23):
Combining (24) and (25) and using the additional approximations for small trench depths (u' 2 ~ b and u' 1 ~ a):
Likewise, u' 2 can be approximated using a similar approach to form:
For the coplanar capacitor design, as shown in the crosssectional schematic Fig. 5 , u i and u' i can be approximated using the same procedure to arrive at: Since  1 (x) must, by definition, be real, we can construct a quadratic equation for the unknown value  by setting the sum of the imaginary parts of (32) to be equal to zero: Taking the negative root of (34) for  and inserting this value back into (32), we arrive at an approximation for  1 (x):
Although this expression was generated under the assumption that |x| ≤ u' 1 , comparable formulas can be derived for the regimes in which u' 1 < |x| < u 1 and |x| > u 1 . They all can be summarized using the following aggregate expression:
A similar procedure can be employed to calculate the contamination layer thickness in the vicinity of u' 2 ,  2 (x) to produce:
Note that both (36) and (37) are valid for CPW and coplanar capacitor designs.
